March 2, 2015

Figure 2- Careful timing of high-side, low-side, and clamp switches in a ZVS converter reduces losses through the power train and desensitizes the converter to high-side FET gate capacitance.

Leave a Comment

Your email address will not be published. Required fields are marked *

Find out more about our Cool-Power Buck Regulators subscribe to vicor newsletter Contact Us

Get Connected